Scalability of spin field programmable gate arrary: A reconfigurable architecture based on spin metal-oxide-semiconductor field effect transistor

Tetsufumi Tanamoto; Hideyuki Sugiyama; Tomoaki Inokuchi; Takao Marukame; Mizue Ishikawa; Kazutaka Ikegami; Yoshiaki Saito

doi:10.1063/1.3537923

Scalability of spin field programmable gate arrary: A reconfigurable architecture based on spin metal-oxide-semiconductor field effect transistor

Tetsufumi Tanamoto, Hideyuki Sugiyama, Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa, Kazutaka Ikegami, Yoshiaki Saito

Toshiba Corporation

Research output: Contribution to journal › Article › peer-review

21 Citations (Scopus)

Abstract

The scalability of a field programmable gate array (FPGA) using a spin metal-oxide-semiconductor field effect transistor (MOSFET) (spin FPGA) with a magnetocurrent (MC) ratio in the range of 100-1000 is discussed for the first time. The area and speed of million-gate spin FPGAs are numerically benchmarked with CMOS FPGA for 22, 32, and 45 nm technologies including a 20 transistor size variation. We show that the area is reduced and the speed is increased in spin FPGA due to the nonvolatile memory function of spin MOSFET.

Original language	English
Article number	07C312
Journal	Journal of Applied Physics
Volume	109
Issue number	7
DOIs	https://doi.org/10.1063/1.3537923
Publication status	Published - 1 Apr 2011
Externally published	Yes

Access to Document

10.1063/1.3537923

Cite this

@article{31f955f0908d4f9a98b1e46eb0ac0275,

title = "Scalability of spin field programmable gate arrary: A reconfigurable architecture based on spin metal-oxide-semiconductor field effect transistor",

abstract = "The scalability of a field programmable gate array (FPGA) using a spin metal-oxide-semiconductor field effect transistor (MOSFET) (spin FPGA) with a magnetocurrent (MC) ratio in the range of 100-1000 is discussed for the first time. The area and speed of million-gate spin FPGAs are numerically benchmarked with CMOS FPGA for 22, 32, and 45 nm technologies including a 20 transistor size variation. We show that the area is reduced and the speed is increased in spin FPGA due to the nonvolatile memory function of spin MOSFET.",

author = "Tetsufumi Tanamoto and Hideyuki Sugiyama and Tomoaki Inokuchi and Takao Marukame and Mizue Ishikawa and Kazutaka Ikegami and Yoshiaki Saito",

year = "2011",

month = apr,

day = "1",

doi = "10.1063/1.3537923",

language = "English",

volume = "109",

journal = "Journal of Applied Physics",

issn = "0021-8979",

publisher = "American Institute of Physics",

number = "7",

}

TY - JOUR

T1 - Scalability of spin field programmable gate arrary

T2 - A reconfigurable architecture based on spin metal-oxide-semiconductor field effect transistor

AU - Tanamoto, Tetsufumi

AU - Sugiyama, Hideyuki

AU - Inokuchi, Tomoaki

AU - Marukame, Takao

AU - Ishikawa, Mizue

AU - Ikegami, Kazutaka

AU - Saito, Yoshiaki

PY - 2011/4/1

Y1 - 2011/4/1

N2 - The scalability of a field programmable gate array (FPGA) using a spin metal-oxide-semiconductor field effect transistor (MOSFET) (spin FPGA) with a magnetocurrent (MC) ratio in the range of 100-1000 is discussed for the first time. The area and speed of million-gate spin FPGAs are numerically benchmarked with CMOS FPGA for 22, 32, and 45 nm technologies including a 20 transistor size variation. We show that the area is reduced and the speed is increased in spin FPGA due to the nonvolatile memory function of spin MOSFET.

AB - The scalability of a field programmable gate array (FPGA) using a spin metal-oxide-semiconductor field effect transistor (MOSFET) (spin FPGA) with a magnetocurrent (MC) ratio in the range of 100-1000 is discussed for the first time. The area and speed of million-gate spin FPGAs are numerically benchmarked with CMOS FPGA for 22, 32, and 45 nm technologies including a 20 transistor size variation. We show that the area is reduced and the speed is increased in spin FPGA due to the nonvolatile memory function of spin MOSFET.

UR - http://www.scopus.com/inward/record.url?scp=79955452505&partnerID=8YFLogxK

U2 - 10.1063/1.3537923

DO - 10.1063/1.3537923

M3 - Article

AN - SCOPUS:79955452505

SN - 0021-8979

VL - 109

JO - Journal of Applied Physics

JF - Journal of Applied Physics

IS - 7

M1 - 07C312

ER -

Scalability of spin field programmable gate arrary: A reconfigurable architecture based on spin metal-oxide-semiconductor field effect transistor

Abstract

Access to Document

Other files and links

Fingerprint

Cite this